• Lead verification planning and execution at the block and full-chip level. • Partner with architects and designers to align verification goals with design intent. • Build, enhance, and maintain UVM-based verification environments. • Achieve and track coverage metrics to ensure complete functional validation. • Collaborate with lab teams for silicon bring-up and debug. • Drive verification methodology improvements and mentor team members.